US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB IBM TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB IBM TDB IBM TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB BM TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB IBM TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; US-PGPUB; USPAT; EPO; JPO; DERWENT; US-PGPUB; USPAT; EPO; JPO; DERWENT; S8 and ((simulat\$3 with accuracy) or (code with (portion\$1 or part\$1 or section\$1)) or (simulat\$: US-PGPUB; USPAT; EPO; JPO; DERWENT; DERWENT; US-PGPUB; USPAT; EPO; JPO; DERWENT; JS-PGPUB; USPAT; EPO; JPO; DERWENT; JS-PGPUB; USPAT; EPO; JPO; DERWENT; DERWENT; US-PGPUB; USPAT; EPO; JPO; JS-PGPUB; USPAT; EPO; JPO; 8/7/2006 **Databases** S17 and ((functional near2 (simulat\$3 or model\$1)) same ((predict\$3 or forcast\$3 or estimat\$3) S24 and ((functional near2 (simulat\$3 or model\$1)) with ((delay or execution) near2 time)) S17 and ((functional near2 (simulat\$3 or model\$1)) with ((delay or execution) near2 time)) 20030105620 and (simulat\$3 with code with (portion\$1 or part\$1 or section\$1)) (microprocessor\$1 or microcomputer\$1 or computer\$1) with simulat\$3 microprocessor\$1 or microcomputer\$1 or computer\$1) with simulat\$3 (microprocessor\$1 or microcomputer\$1 or computer\$1) with simulat\$3 6,687662.pn. and ("functional model" same "cycle accurate model") S18 and ((code or model) with (portion\$1 or part\$1 or section\$1)) **EAST SEARCH** S18 and (accuracy with (portion\$1 or part\$1 or section\$1)) S8 and ((modif\$4 or chang\$3 or switch\$3) with mode\$1) S8 and (code with (portion\$1 or part\$1 or section\$1)) 20030105620 and (cycle-based same event-based) S17 and (cycle near2 accurate near2 simulat\$3) S33 and (cycle near2 accurate near2 simulat\$3) S1 and (cycle near2 accurate near2 simulat\$3) S17 and (performance near2 simulat\$3) S33 and (performance near2 simulat\$3) S1 and (performance near2 simulat\$3) S29 and "VaST Systems Technology" S17 and (functional near2 simulat\$3) S33 and (functional near2 simulat\$3) S1 and (functional near2 simulat\$3) S24 and (simulat\$3 with accuracy) S8 and (simulat\$3 with mode\$1) Search String S18 and S19 S19 and S20 S29 and S30 S34 and S35 S20 or S21 S22 or S23 336 or S37 S2 and S3 S3 and S4 S4 or S5 S6 or S7 32606 38376 1454 1780 382 8 5 5 8 8 4 8 8 8 8 8 8 **S16 S19** S10 **S12 S13 S14 S15 S18 S11 S17** S22 S23 S24 S25 S26 S26 S27 **S28** \$21 \$20 \$31 **S32 S30**

| 839 | 5 | S35 and S36 | US-PGPUB: USPAT: EPO: JPO: DERWENT: IBM TDB |
|-----------|-------|---|---|
| S40 | 138 | S38 or S39 | US-PGPUB: USPAT: EPO: JPO: DERWENT: IBM_TDB |
| S41 | 45511 | (microprocessor\$1 or microcomputer\$1 or computer\$1 or (integrated near2 circuit)) with simulal US-PGPUB: USPAT: EPQ: JPQ: DERWENT: BM TDB | US-PGPUB: USPAT: EPO: JPO: DERWENT: IBM TDB |
| S42 | 4644 | S41 and ((function\$2 or behavior\$2) near2 simulat\$3) | US-PGPUB: USPAT; EPO: JPO: DERWENT: IBM_TDB |
| S43 | 2969 | S41 and ((performance or ((delay or cycle or execution or access) near2 tim\$3) or (cycle near2 : US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB |
| S44 | 1730 | S42 and S43 | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB |
| S45 | 2 | S44 and (accuracy near2 (level or modify\$3 or vary\$3 or alter\$3)) | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB |
| S46 | 400 | S44 and (simulat\$3 with mode) | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB |
| S47 | 15 | S45 and S46 | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB |
| S48 | 6176 | S41 and ((performance or ((delay or cycle or access) near2 tim\$3) or (cycle near2 accurate)) wi US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB |
| S49 | 160 | S46 and (execut\$3 near2 time) | US-PGPUB: USPAT: EPO: JPO: DERWENT: IBM_TDB |
| S50 | 216 | S45 or S47 or S49 | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB |
| 09/888189 | | Sivaram Krishnan | |

EAST SEARCH

8/7/2006

| Document Kind Codes Title | | Issue Date Current OR | Abstract |
|---------------------------|--|-----------------------|----------|
| | Model based testing for electronic devices | 20060713 700/108 | |
| US 20060150132 A1 Meth | Method and system for finding an equivalent circuit representation for one or more elements in a | 20060706 716/5 | |
| | Scripting language for domain-specific modification of a simulation model | 20060608 703/22 | |
| _ | Method, system and program product for defining and recording threshold-qualified count events | 20060608 703/17 | |
| _ | Behavior processor system and method | 20060601 716/1 | |
| _ | Method, system and program product for defining and recording minium and maximum event co | 20060427 703/17 | |
| _ | Method, system and program product for defining and recording minimum and maximum count | 20060427 703/17 | |
| _ | Generating an optimized system-level simulation | 20060420 703/14 | |
| - | System-level power estimation using heteregeneous power models | 20060413 703/18 | |
| _ | Method and apparatus for simulating implementation models of business solutions | 20060406 705/7 | |
| _ | Method of generating simulation model | 20060330 703/19 | |
| _ | Reconfigurable measurement system utilizing a programmable hardware element and fixed hard | 20060119 717/168 | |
| • | RANSIENT SIMULATION USING ADAPTIVE PIECEWISE CONSTANT MODEL | 20051208 703/14 | |
| _ | Vetwork models of biochemical pathways | 20051208 703/11 | |
| _ | letwork models of biological complex systems | 20051201 703/11 | |
| _ | Method and apparatus for designing electronic circuits | 20051117 716/2 | |
| | Method of generating a performance model from a functional model | 20051117 703/22 | |
| US 20050240895 A1 Meth | Method of emulation of lithographic projection tools | 20051027 716/19 | |
| US 20050234695 A1 Timin | iming control method of hardware-simulating program and application of the same | 20051020 703/19 | |
| _ | /CD-on-demand system and method | 20051013 703/19 | |
| US 20050216248 A1 Syste | System and method for block diagram simulation context restoration | 20050929 703/22 | |
| US 20050209839 A1 Data | Data processing apparatus simulation | 20050922 703/19 | |
| US 20050187747 A1 Method | Method and apparatus for improved simulation of chemical and biochemical reactions | 20050825 703/11 | |
| US 20050187746 A1 Methy | Method and annaratis for improved modeling of chemical and biochemical reactions | 200E082E 202/44 | |

| emical and blochem 20050825 702719 20050804 703/2 in analog to digital (20050721 341/144 MABLE HARDWAF 20050630 703/21 20050512 703/14 | 20050333 20050331 20050217 20041125 20041028 | | acro lation | | | configurable logic ar 20030807 717/135 20030731 703/21 20030731 703/21 20030717 703/13 30300 20030717 703/13 20030710 703/22 20030703 703/13 20030529 703/22 20030529 703/22 20030529 703/22 20030529 703/16 arm network 20030529 703/16 |
|--|--|--|---|--|--|--|
| Method and apparatus for integrated modeling, simulation and analysis of chemical and blochem Network models of complex systems Digital background cancellation of digital to analog converter mismatch noise in analog to digital or RECONFIGURABLE MEASUREMENT SYSTEM UTILIZING A PROGRAMMABLE HARDWAF Inter-chip communication system Methods and exstems for providing simulation-based technical training | Simulation apparatus, simulation program, and recording medium Test emulator, test module emulator, and record medium storing program therein Statistical approach for power estimation Battery characterization system | Simulation apparatus, method and program Simulation system for multi-node process control systems Logic verification system METHOD AND APPARATUS FOR HIERARCHICAL CLOCK TREE ANALYSIS Systems and methods for designing, simulating and analyzing transportation systems | Methods and systems for modeling the performance of a processor Numerically modeling inductive circuit elements Battery characterization system Logic simulation method for information handling system incorporated with memory macro Method and system for instruction-set architecture simulation using just in time compilation Method and system for instruction-set architecture simulation using just in time compilation | System and method for debugging a software program C-API instrumentation for HDL models Method and system for reducing storage and transmission requirements for simulation results Dynamic loading of C-API HDL model instrumentation Method and system for reducing storage requirements of simulation data via keyword restriction: | Method and system for reducing storage requirements of simulation data via resynchronic Method and system for selectively storing and retrieving simulation data utilizing keywords Circuit and method for modeling I/O Circuit simulator system and method Method of and system for providing metacognitive processing for simulating cognitive tasks Reconfigurable measurement system utilizing a programmable hardware element and fixed hard Anesthesia drug monitor Method for semi-automatic generation and behavioral comparison of models | Simulation of designs using programmable processors and electronically re-configurable logic ar Hub array system and method Tracking converage results in a batch simulation farm network System, method and computer program product for intuitive interactive navigation control in virtu. Non-unique results in design verification by test programs Count data access in a distributed simulation environment System, method and article of manufacture for interface constructs in a programming language. Fail thresholding in a batch simulation farm network Annealing harvest event testcase collection within a batch simulation farm Maintaining data integrity within a distributed simulation environment Centralized disablement of instrumentation events within a batch simulation farm network |
| US 20050171746 A1 US 20050171746 A1 US 20050156773 A1 US 20050102125 A1 US 20050102125 A1 | 2005003072 20050039079 20040236559 20040212367 | 20040117172 20040078182 20040078179 20040060019 20040059442 | 20040054515 20040034837 20030236656 20030225558 20030217248 | 20030192032 20030191869 20030191621 20030191620 20030191618 | 200301 9101 200301 91617 200301 8263 200301 67454 200301 63298 200301 56143 200301 54061 | US 20030149962 A1 US 20030144828 A1 US 20030135354 A1 US 20030132973 A1 US 20030125915 A1 US 20030105620 A1 US 20030101382 A1 US 20030101041 A1 US 20030101039 A1 US 20030101038 A1 |

| 20030529 703/13 20030515 703/2 20030515 345/473 20030327 706/4 20030327 702/42 20030327 702/42 20030327 702/42 20030207 71/141 20030227 71/141 20030213 71/141 20030213 71/141 20030213 71/141 20030213 71/141 20030213 71/141 20030130 709/230 20030130 709/230 20030130 709/230 20030130 703/15 2002114 71/1/131 2002116 703/17 20020117 703/17 20020117 703/17 20020117 703/17 20020117 703/17 20020117 703/17 20020117 703/17 20020117 703/17 20020117 703/17 20020211 703/11 20020211 703/11 20020211 703/11 20020211 703/12 20020211 703/15 20020211 703/15 | |
|--|---|
| Non-redundant collection of harvest events within a batch simulation farm network System, method and computer product for incremental improvement of algorithm performance of Simulation device System, method and acticle of manufacture for a simulator plug-in for co-simulation purposes Simulation method and acticle of manufacture for signal constructs in a programming language cap System, method and article of manufacture for distributing IP cores Method and acticle of manufacture for distributing IP cores Method and acticle of manufacture for distributing IP cores Method and article of manufacture for extensions in a programming lanauage capable o System, method and article of manufacture for extensions in a programming lanauage capable o System, method and article of manufacture for suprametrized expression libraries System and method for coperating software in a flight simulator environment System and method for operating software in a flight simulator environment System and method for operating software in a flight simulator environment System and method for operating software in a flight simulator environment System and method for operating software in a flight simulator environment System and method for operating software in a flight simulator environment System and method for performing event processing in a mixed-language simulator models Apparatus and method for performing event processing in a mixed-language simulator inter-chip communication system and enviroling event processing in a mixed-language simulator Apparatus and method for performing event processing in a mixed-language simulator Method and apparatus for test generation during circuit design Computer implication and simulation system for ground combat vehicles Discrete event simulator Method and system for virtual prototyping of whole human body by simulation using whole hum. Digital cancellation of DIA converter noise in pipelined AD converters Method and system for analyzing behavior of whole human body by simulation using whole hum: Digit | Count of Reconfine System Apparate Method System Method Centralic Debugg |
| US 20030101035 A1 US 20030090491 A1 US 20030090491 A1 US 20030090491 A1 US 20030074177 A1 US 20030061580 A1 US 20030046668 A1 US 2003004668 A1 US 2003004668 A1 US 20030033594 A1 US 20030033594 A1 US 20030033594 A1 US 2003003358 A1 US 2003003358 A1 US 2003003358 A1 US 20020199173 A1 US 20020199173 A1 US 20020193977 A1 US 2002013325 A1 US 20020152060 A1 US 2002014248 A1 US 20020042703 A1 US 2002004375 A1 US 2002004375 A1 US 2002004376 A1 US 20020042703 A1 US 2002004376 A1 US 20020042700 A1 US 20020046700 A1 US 20020016700 A1 | 70856703 B2 7085670 B2 7058896 B2 7058956 B1 7050950 B2 7036114 B2 7027971 B2 |

| 20060404 20060228 20060214 | 20060207 703/14 20060131 703/15 | | | | 20051101 | 20050927 | 20050823 | 20050802 | | 20050628 | 20050322 | 20050315 | 20020308 703/18 | | | 20041026 | 20041012 703/13 | 20040831 716/4 | 20040831 703/14 | | nary transl: 20040615 703/17 | 20040511 341/161 | 20040323 703/6 | 20040210 | 20040203 716/6 | | | 20030812 | 20030812 | | 20030304 714/739 | 20021210 | | 20020730 434/29 | 20020716 | 20020618 | | 200200000 |
|--|--|-----------------------------------|---|---|---|---|--|---|-------------------------------------|---------------------------|--|--|--|--|----------------------------------|---|---|--|---------------------------|---|--|---|---|---|---|--|---|--|---|--|--|--|--|---|--|---|-----------------------------------|---|
| Computer architecture and process of patient generation, evolution, and simulation for computer Digital background cancellation of digital to analog converter mismatch noise in analog to digital or Integrated evaluation and simulation system for ground combat vehicles | Method and system for identifying inaccurate models Method and apparatus for unified simulation | Virtual models of complex systems | System and method for performing discrete simulation of ergonomic movements | Behaviorial digital simulation using hybrid control and data flow representations | Scheduling non-integral simulation time for mixed-signal simulation | Computer-implemented system and method for simulating motor vehicle and bicycle traffic | Fail thresholding in a batch simulation farm network | Method and system for predicting communication delays of detailed application workloads | Noise checking method and apparatus | Method of reducing delays | Method and apparatus that simulates the execution of paralled instructions in processor function | Distributed-object development system and computer-readable recording medium recorded with | Metriod for core-based system-tever power modeling using object-dirented techniques. | Logic simulation method and logic simulation apparatus | Memory mapping system and method | Method and apparatus for modeling using a hardware-software co-verification environment | Control program development support apparatus | Emulation system with multiple asynchronous clocks | Method of converting data | Multi-board connection system for use in electronic design automation | Hardware and software co-simulation including simulating a target processor using binary transl: | Digital cancellation of D/A converter noise in pipelined A/D converters | Temperature control simulation method and apparatus | System, method and article of manufacture for signal constructs in a programming language cap | Method and apparatus for hierarchical clock tree analysis | Dynamic evaluation logic system and method | Simulator for simulating an intelligent network | Simulation method and compiler for hardware/software programming | Method and apparatus that tracks processor resources in a dynamic pseudo-random test progra | Hardware and software co-simulation including executing an analyzed user program | Method and apparatus for test generation during circuit design | Method of designing semiconductor integrated circuit | Method for efficient verification of system-on-chip integrated circuit designs including an embedo | System and method for cosimulation of heterogeneous systems | Array board interconnect system and method | In-core fixed nuclear instrumentation system and power distribution monitoring system | Converification system and method | Simulator and committee readable medium basing program for execution on committee |
| 7024399 7006028 6997715 | US 6996513 B2 US 6993469 B1 | 6983227 | 6963827 | 6961690 | US 6961689 B1 | | 6934885 | 6925431 | 6915249 | 6912494 | US 6871298 B1 | US 6868454 B1 | | 6813598 | US 6810442 B1 | US 6810373 B1 | US 6804636 B2 | US 6785873 B1 | 6785642 | US 6754763 B2 | US 6751583 B1 | US 6734818 B2 | US 6711531 B1 | 6691301 | US 6687889 B1 | | 6650731 | 6606734 | 6606721 | 6584436 | 6530054 | 6493863 | 6427224 | 6425762 | 6421251 | 6408041 | 6389379 | US 6370494 B1 |

| US 6321366.B1 | Timina-incensitive alitch-free locir cystem and method | 20011120 716/6 |
|---------------|---|------------------|
| 6321363 | Inserting and control of the second control | 20044420 246/4 |
| 624000 | incernence simulation using previous simulation results and nitowiedge of clientifies of simulation | 20011120 710/4 |
| 6260160 | m-core lixed nuclear insudinentation system and power distribution monitoring system | 20011030 376/243 |
| 6310619 | Virtual reality, tissue-specific body model having user-variable tissue-specific attributes and a sy | 20011030 345/420 |
| US 6263302 B1 | Hardware and software co-simulation including simulating the cache of a target processor | 20010717 703/17 |
| US 6230114 B1 | Hardware and software co-simulation including executing an analyzed user program | 20010508 703/13 |
| US 6182258 B1 | Method and apparatus for test generation during circuit design | 20010130 714/739 |
| US 6134516 A | Simulation server system and method | 20001017 703/27 |
| US 6110219 A | Model for taking into account gate resistance induced propagation delay | 20000829 716/1 |
| US 6110217 A | System and method for synchronization of multiple analog servers on a simulation backplane | 20000829 703/14 |
| US 6099574 A | Method and apparatus for obtaining structure of semiconductor devices and memory for storing | 20000808 703/14 |
| US 6052524 A | System and method for simulation of integrated hardware and software components | 20000418 703/22 |
| US 6026230 A | Memory simulation system and method | 20000215 703/13 |
| 5999734 | Compiler-oriented apparatus for parallel compilation, simulation and execution of computer progr | 19991207 717/149 |
| US 5991533 A | Verification support system | 19991123 703/28 |
| US 5980096 A | Computer-based system, methods and graphical interface for information storage, modeling and | 19991109 707/100 |
| | Computer performance modeling system and method | 19991102 703/22 |
| 5978571 | Method and apparatus for synchronous circuit simulation design by eliminating unneeded timing | 19991102 703/23 |
| US 5963746 A | Fully distributed processing memory element | 19991005 712/20 |
| US 5963731 A | Method of assisting execution of plural simulation programs for coupled simulation | 19991005 703/6 |
| US 5960181 A | Computer performance modeling system and method | 19990928 703/21 |
| US 5946474 A | Simulation of computer-based telecommunications system | 19990831 703/13 |
| US 5933356 A | Method and system for creating and verifying structural logic model of electronic design from bel | 19990803 703/15 |
| US 5914891 A | System and method for simulating operation of biochemical systems | 19990622 703/11 |
| US 5911059 A | Method and apparatus for testing software | 19990608 703/23 |
| US 5896300 A | Methods, apparatus and computer program products for performing post-layout verification of m | 19990420 716/10 |
| US 5857093 A | Cross-compiled simulation timing backannotation | 19990105 703/21 |
| US 5838949 A | System and method for execution-sequenced processing of electronic design simulation results | 19981117 703/13 |
| US 5815416 A | Method of measuring energy consumption in a circuit simulator | 19980929 703/18 |
| 5758123 | Verification support system | 19980526 703/22 |
| 5717943 | Advanced parallel array processor (APAP) | 19980210 712/20 |
| 5701439 | Combined discrete-event and continuous model simulation and analysis tool | 19971223 703/17 |
| 5678028 | Hardware-software debugger using simulation speed enhancing techniques including skipping u | 19971014 703/22 |
| 5677856 | Simulation apparatus for circuit verification | 19971014 703/13 |
| US 5663890 A | Method, apparatus and computer program product for determining a frequency domain responsi | 19970902 703/4 |
| US 5625580 A | Hardware modeling system and method of use | 19970429 703/21 |
| US 5613098 A | Testing and debugging new Y architecture code on existing X architecture system by using an e | 19970318 703/20 |
| US 5613062 A | Logic simulator | 19970318 714/37 |
| US 5603015 A | Logic simulation apparatus for executing simulation of a circuit | 19970211 703/15 |
| 5572437 | Method and system for creating and verifying structural logic model of electronic design from bel | 19961105 716/18 |
| 5553008 | Transistor-level timing and simulator and power analyzer | 19960903 703/14 |
| 5546562 | Method and apparatus to emulate VLSI circuits within a logic simulator | 19960813 703/14 |
| | Test generation by environment emulation | 19951212 703/15 |
| US 5463563 A | Automatic logic model generation from schematic data base | 19951031 716/11 |

| 19950829 703/19 19950808 703/21 | | 19941004 703/2 | 19940111 703/19 | 19931116 703/18 | 19930921 703/13 | 19930216 482/6 | 19920915 716/20 | 19901211 703/18 | 19901023 706/45 | 19891212 703/21 | 19881220 708/3 | 19880809 703/19 | 19830816 463/8 |
|---|---|--|---|-----------------------------------|--|--|---|--|---|---|--|---|------------------------|
| Transistor-level timing and power simulator and power analyzer Method simulating data traffic on network in accordance with a client/sewer paradigm | System and metrod for generating electronic circuit simulation models having improved accuract. Automatic compilation of model equations into a gradient based analog simulator. | Hardware modeling system and method of use | Automatic logic model generation from schematic data base | Expert electrical power simulator | Interactive computer program specification and simulation system | Apparatus for controlled exercise and diagnosis of human performance | Method for automatically generating a simulation program for a physical phenomenon governed I | Training simulator for a nuclear power plant | Discrete event simulation tool for analysis of qualitative models of continuous processing system | Input-output control method in a virtual machine system | Simulator for systems having analog and digital portions | System for simulating electronic digital circuits | Electronic boxing game |
| US 5446676 A US 5440719 A | | | | | | | US 5148379 A | | US 4965743 A | US 4887202 A | US 4792913 A | US 4763288 A | US 4398717 A |

Into ference checked

Sivaram Krishnan

09/888189

| | EAST SEARCH | 8/7/2006 |
|----------------------------|---|-----------------------|
| L# Hits | Search String | Databases |
| L1 12367 | er\$1 or (integrated near2 circuit)) with sim | JS-PGPUB |
| L2 1631 | 1 and ((function\$2 or behavior\$2) near2 simulat\$3) | US-PGPUB |
| L3 2084 | performance or ((delay or cycle or execution or access) near2 tim\$3) or (cycle near2 l | JS-PGPUB |
| • | 2 and 3 | US-PGPUB |
| | (level or modify\$3 or vary\$3 or alter\$3)) | US-PGPUB |
| Fe 2 | | US-PGPUB |
| P 6 | 5 and (performance. CLM.) | US-PGPUB |
| R 8 | | US-PGPUB |
| L9 2 | | US-PGPUB |
| L10 14 | 6 or 7 or 8 or 9 | US-PGPUB |
| 09/888189 | Sivaram Krishnan | |
| | EAST SEARCH | 8/7/2006 |
| Results of search set S24: | | Issue Date Current OR |
| US 20060155411 A1 | el based festing for electronic devices | 060713 |
| US 20060150132 A1 | Mothod and system for finding an equivalent circuit representation for one or more elements | 20060706 716/5 |
| US 20060085176 A1 | Generating an optimized system-level simulation | |
| US 20060080076 A1 | System-level power estimation using heteregeneous power models | 20060413 703/18 |
| US 20060069539 A1 | Method of generating simulation model | 20060330 703/19 |
| US 20050257178 A1 | Method and apparatus for designing electronic circuits | |
| US 20040236559 A1 | Statistical approach for power estimation | 20041125 703/18 |
| US 20030093250 A1 | System, method and computer product for incremental improvement of algorithm performan | |
| US 20030060987 A1 | Systems and methods for estimation and analysis of mechanical property data associated w | |
| US 20030009746 A1 | Variable accuracy modes in microprocessor simulation | |
| US 20020042703 A1 | Method and system for analyzing behavior of whole human body by simulation using whole I | |
| US 20020032559 A1 | Hardware and software co-simulation including executing an analyzed user program | 20020314 703/22 |
| | Hardware and software co-simulation including simulating the cache of a target processor | 20020214 716/5 |
| US 20020016700 A1 | Method and system for analyzing behavior of whole human body by simulation using whole I | 20020207 703/6 |

Abstract